|
US6225652B1
|
|
Vertical laser fuse structure allowing increased packing density
|
|
US6191641B1
|
|
Zero power fuse circuit using subthreshold conduction
|
|
US6348742B1
|
|
Sacrificial bond pads for laser configured integrated circuits
|
|
US6369437B1
|
|
Vertical fuse structure for integrated circuits and a method of disconnecting the same
|
|
US6311316B1
|
|
Designing integrated circuit gate arrays using programmable logic device bitstreams
|
|
US5953577A
|
|
Customization of integrated circuits
|
|
US6087200A
|
|
Using microspheres as a stress buffer for integrated circuit prototypes
|
|
US6239480B1
|
|
Modified lead frame for improved parallelism of a die to package
|
|
US5949323A
|
|
Non-uniform width configurable fuse structure
|
|
US6096566A
|
|
Inter-conductive layer fuse for integrated circuits
|
|
US6080533A
|
|
Method of patterning photoresist using precision and non-precision techniques
|
|
US5945238A
|
|
Method of making a reusable photolithography mask
|
|
US5885749A
|
|
Method of customizing integrated circuits by selective secondary deposition of layer interconnect material
|
|
US6060330A
|
|
Method of customizing integrated circuits by selective secondary deposition of interconnect material
|
|
US5840627A
|
|
Method of customizing integrated circuits using standard masks and targeting energy beams for single resist development
|
|
US5985518A
|
|
Method of customizing integrated circuits using standard masks and targeting energy beams
|
|
US5986319A
|
|
Laser fuse and antifuse structures formed over the active circuitry of an integrated circuit
|
