|
US2013334657A1
|
|
Planar interdigitated capacitor structures and methods of forming the same
|
|
US2013234221A1
|
|
MOS transconductance gain boosting techniques in millimeter-wave range
|
|
US2013093451A1
|
|
Method and apparatus for de-embedding
|
|
US2013093045A1
|
|
Vertically oriented semiconductor device and shielding structure thereof
|
|
US2013056853A1
|
|
Horizontal interdigitated capacitor structure with vias
|
|
US2013049919A1
|
|
Vertical slow-wave symmetric inductor structure for semiconductor devices
|
|
US2013044455A1
|
|
Vertically oriented semiconductor device and shielding structure thereof
|
|
US2013043557A1
|
|
Vertically oriented inductor within interconnect structures and capacitor structure thereof
|
|
US2013043968A1
|
|
Vertically oriented semiconductor device and shielding structure thereof
|
|
US2011254132A1
|
|
Vertical interdigitated semiconductor capacitor
|
|
US2012267626A1
|
|
Transmission line characterization using EM calibration
|
|
US2012212316A1
|
|
Integrated circuits including inductors
|
|
US2011254576A1
|
|
Method and apparatus for de-embedding
|
|
US2011151596A1
|
|
Cascaded-based de-embedding methodology
|
