|
US8476706B1
|
|
Cmos having a sic/sige alloy stack
|
|
US2012261672A1
|
|
Minimizing leakage current and junction capacitance in CMOS transistors by utilizing dielectric spacers
|
|
US2012054711A1
|
|
Circuit analysis using transverse buckets
|
|
US2011163385A1
|
|
Asymmetric FET including sloped threshold voltage adjusting material layer and method of fabricating same
|
|
US2010252800A1
|
|
Nanowire devices for enhancing mobility through stress engineering
|
|
US2010032846A1
|
|
IC having viabar interconnection and related method
|
|
US2009178012A1
|
|
Methodology for improving device performance prediction from effects of active area corner rounding
|
|
US2006273393A1
|
|
Field effect transistor having multiple conduction states
|
