|
WO9714185A1
|
|
Semiconductor device with a planarized interconnect with poly-plug and self-aligned contacts
|
|
US5493530A
|
|
Ram with pre-input register logic
|
|
JPH0745515A
|
|
Manufacture of semiconductor device using nonreflecting layer
|
|
US5365104A
|
|
Oxynitride fuse protective/passivation film for integrated circuit having resistors
|
|
US5340774A
|
|
Semiconductor fabrication technique using local planarization with self-aligned transistors
|
|
US5359226A
|
|
Static memory with self aligned contacts and split word lines
|
|
US5348897A
|
|
Transistor fabrication methods using overlapping masks
|
|
US5384744A
|
|
Look ahead flag for FIFO
|
|
US5483104A
|
|
Self-aligning contact and interconnect structure
|
|
US5168076A
|
|
Method of fabricating a high resistance polysilicon load resistor
|
|
US5124774A
|
|
Compact SRAM cell layout
|
|
US5166771A
|
|
Self-aligning contact and interconnect structure
|
|
US5172211A
|
|
High resistance polysilicon load resistor
|
