|
US2014049934A1
|
|
Slab inductor device providing efficient on-chip supply voltage conversion and regulation
|
|
US8493093B1
|
|
Time division multiplexed limited switch dynamic logic
|
|
US2013260525A1
|
|
Low extension dose implants in SRAM fabrication
|
|
US2013223121A1
|
|
Sense scheme for phase change material content addressable memory
|
|
US2013176769A1
|
|
8-transistor SRAM cell design with Schottky diodes
|
|
US2013176770A1
|
|
8-transistor SRAM cell design with inner pass-gate junction diodes
|
|
US2013176771A1
|
|
8-transistor SRAM cell design with outer pass-gate diodes
|
|
US2012268985A1
|
|
Resonance nanoelectromechanical systems
|
|
US2014310220A1
|
|
Electronic synapses for reinforcement learning
|
|
US2010327376A1
|
|
Process to fabricate a metal high-K transistor having first and second silicon sidewalls for reduced parasitic capacitance
|
|
US2011298440A1
|
|
Low voltage signaling
|
|
US2011284962A1
|
|
High performance devices and high density devices on single chip
|
|
US2011191737A1
|
|
Generation of asymmetric circuit devices
|
|
US2011108900A1
|
|
Bi-directional self-aligned FET capacitor
|
|
US2011073958A1
|
|
Asymmetric silicon-on-insulator SRAM cell
|
|
US2011049645A1
|
|
Structure with reduced fringe capacitance
|
|
US2011051482A1
|
|
Content addressable memory array programmed to perform logic operations
|
|
US2010270676A1
|
|
Adaptive interconnect structure
|
|
US2009273041A1
|
|
Transistor with high-k dielectric sidewall spacer
|
|
US2009072312A1
|
|
Metal High-K (MHK) Dual Gate Stress Engineering Using Hybrid Orientation (HOT) CMOS
|
