|
US2013026436A1
|
|
Phase change memory electrode with sheath for reduced programming current
|
|
US2012202333A1
|
|
Method for forming a self-aligned bit line for PCRAM and self-aligned etch back process
|
|
US2012037877A1
|
|
Small footprint phase change memory cell
|
|
US2011134676A1
|
|
Resistive memory devices having a not-and (NAND) structure
|
|
US2011119214A1
|
|
Area efficient neuromorphic circuits using field effect transistors (FET) and variable resistance material
|
|
US2011115087A1
|
|
Self-aligned lower bottom electrode
|
|
US2011116307A1
|
|
Phase change memory device suitable for high temperature operation
|
|
US2011057162A1
|
|
In via formed phase change memory cell with recessed pillar heater
|
|
US2011049460A1
|
|
Single mask adder phase change memory element
|
|
US2011049462A1
|
|
Flat lower bottom electrode for phase change memory cell
|
|
US2011038199A1
|
|
Measurement method for reading multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
|
|
US2011001111A1
|
|
Thermally insulated phase change material memory cells with pillar structure
|
|
US2010078617A1
|
|
Method to reduce a via area in a phase change memory cell
|
|
US2009294850A1
|
|
Method to tailor location of peak electric field directly underneath an extension spacer for enhanced programmability of a prompt-shift device
|
|
US2008265234A1
|
|
Method of Forming Phase Change Memory Cell With Reduced Switchable Volume
|
|
US2008164453A1
|
|
Uniform critical dimension size pore for pcram application
|
