|
US2012012991A1
|
|
Integrated shielding for a package-on-package system
|
|
US2012025362A1
|
|
Reinforced Wafer-Level Molding to Reduce Warpage
|
|
US2012012998A1
|
|
Conductive sidewall for microbumps
|
|
US2011248403A1
|
|
Dual-side interconnected CMOS for stacked integrated circuits
|
|
US2011180925A1
|
|
Microfabricated pillar fins for thermal management
|
|
US2011170231A1
|
|
Passive coupler between package substrate and system board
|
|
US2011075393A1
|
|
Semiconductor die-based packaging interconnect
|
|
US2011049694A1
|
|
Semiconductor wafer-to-wafer bonding for dissimilar semiconductor dies and/or wafers
|
|
US2011037156A1
|
|
Variable feature interface that induces a balanced stress to prevent thin die warpage
|
|
US2010283131A1
|
|
Discontinuous thin semiconductor wafer surface features
|
|
US2010283160A1
|
|
Panelized backside processing for thin semiconductors
|
|
US2010148373A1
|
|
Stacked die parallel plate capacitor
|
