|
WO2007112031A2
|
|
Method and apparatus for improving data and computational throughput of a configurable processor extension
|
|
CN101002169A
|
|
Microprocessor architecture
|
|
CN1973290A
|
|
Improved computerized extension apparatus and methods
|
|
WO2004092913A2
|
|
Digital processor apparatus with code compression and method
|
|
CN102902839A
|
|
Apparatus and method for managing integrated circuit designs
|
|
US7043682B1
|
|
Method and apparatus for implementing decode operations in a data processor
|
|
EP1470476A2
|
|
Configurable data processor with multi-length instruction set architecture
|
|
US7278137B1
|
|
Methods and apparatus for compiling instructions for a data processor
|
|
US6718504B1
|
|
Method and apparatus for implementing a data processor adapted for turbo decoding
|
|
US7010558B2
|
|
Data processor with enhanced instruction execution and method
|
|
US6848074B2
|
|
Method and apparatus for implementing a single cycle operation in a data processing system
|
|
US7133820B2
|
|
Method and apparatus for debugging programs in a distributed environment
|
|
US7051189B2
|
|
Method and apparatus for processor code optimization using code compression
|
|
US7162713B2
|
|
Difference engine method and apparatus
|
|
US6988154B2
|
|
Memory interface and method of interfacing between functional entities
|
|
FR2821064A1
|
|
Packaging, such as bottle, jar or other similar container, and seal for said packaging
|
|
US6862563B1
|
|
Method and apparatus for managing the configuration and functionality of a semiconductor design
|
