|
US6115272A
|
|
Duty cycle based charge pump controller
|
|
US5917743A
|
|
Content-addressable memory (CAM) for a FLASH memory array
|
|
US6072733A
|
|
Programmable sense amplifier delay (PSAD) circuit which is matched to the memory array
|
|
US5949711A
|
|
Dual bit memory cell
|
|
EP0851350A2
|
|
Programmable independent watchdog circuitry
|
|
US5982196A
|
|
Programmable logic device producing a complementary bit line signal
|
|
US5912560A
|
|
Charge pump circuit for voltage boosting in integrated semiconductor circuits
|
|
US5801457A
|
|
Unit for maintaining information regarding the state of a device during battery power
|
|
US5886561A
|
|
Backup battery switch
|
|
US5783964A
|
|
Backup battery switch with first power up control
|
|
US5834859A
|
|
Battery backed configurable output buffer
|
|
US5834947A
|
|
Microcontroller accessible macrocell
|
|
US5838046A
|
|
Operating method for ROM array which minimizes band-to-band tunneling
|
|
US5683925A
|
|
Manufacturing method for ROM array with minimal band-to-band tunneling
|
|
US5682353A
|
|
Self adjusting sense amplifier clock delay circuit
|
|
US5696730A
|
|
First read cycle circuit for semiconductor memory
|
|
US5796313A
|
|
Low power programmable ring oscillator
|
|
US5719818A
|
|
Row decoder having triple transistor word line drivers
|
|
US5532623A
|
|
Sense amplifier with read current tracking and zero standby power consumption
|
|
US5453636A
|
|
MOS SRAM cell with open base bipolar loads
|
