|
WO2005081758A2
|
|
Low leakage and data retention circuitry
|
|
US6977860B1
|
|
SRAM power reduction
|
|
TW200414672A
|
|
Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit
|
|
US2005007161A1
|
|
Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit
|
|
TW200408186A
|
|
Circuitry to provide a low power input buffer
|
|
US2004021509A1
|
|
Circuitry to provide a low power input buffer
|
|
US6657880B1
|
|
SRAM bit line architecture
|
|
TW567504B
|
|
Control circuitry for a non-volatile memory
|
|
TWI256714B
|
|
Integrated circuit having a reduced spacing between a bus and adjacent circuitry
|
|
US2003072188A1
|
|
Control circuitry for a non-volatile memory
|
|
US2003061579A1
|
|
Integrated circuit having a reduced spacing between a bus and adjacent circuitry
|
|
US6839882B2
|
|
Method and apparatus for design of integrated circuits
|
|
WO02095833A1
|
|
High voltage n-channel ldmos devices built in a deep submicron cmos process
|
|
AU2710702A
|
|
Common source eeprom and flash memory
|
