|
US7126844B2
|
|
Apparatus to improve stability of an MRAM over process and operational variations
|
|
US7082050B2
|
|
Method to equalize word current circuitry
|
|
US7113422B2
|
|
Method for optimizing MRAM circuit performance
|
|
US7054185B2
|
|
Optimized MRAM current sources
|
|
US7023753B2
|
|
Current controlled word and sense source
|
|
US6861336B1
|
|
Die thinning methods
|
|
US7431705B2
|
|
Die-first multi-chip modules and methods of manufacture
|
|
US7022247B2
|
|
Process to form fine features using photolithography and plasma etching
|
|
US6855638B2
|
|
Process to pattern thick TiW metal layers using uniform and selective etching
|
|
US6909629B2
|
|
MRAM signal size increasing apparatus and methods
|
|
US6920076B2
|
|
Interlayered power bus for semiconductor device
|
|
US6759297B1
|
|
Low temperature deposition of dielectric materials in magnetoresistive random access memory devices
|
|
US6912171B2
|
|
Semiconductor device power bus system and method
|
|
US6920072B2
|
|
Apparatus and method for testing redundant memory elements
|
|
US6775195B1
|
|
Apparatus and method for accessing a magnetoresistive random access memory array
|
|
US6706639B2
|
|
Method for interconnecting magnetoresistive memory bits
|
