|
US7469057B2
|
|
System and method for inspecting errors on a wafer
|
|
US2005184340A1
|
|
Transistor and logic circuit on thin silicon-on-insulator wafers based on gate induced drain leakage currents
|
|
US7078766B2
|
|
Transistor and logic circuit on thin silicon-on-insulator wafers based on gate induced drain leakage currents
|
|
US6346838B1
|
|
Internal offset-canceled phase locked loop-based deskew buffer
|
|
US6396751B1
|
|
Semiconductor device comprising a test structure
|
|
US6288943B1
|
|
Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate
|
|
US6240015B1
|
|
Method for reading 2-bit ETOX cells using gate induced drain leakage current
|
|
US6181601B1
|
|
Flash memory cell using p+/N-well diode with double poly floating gate
|
|
US6262447B1
|
|
Single polysilicon DRAM cell and array with current gain
|
|
US6215156B1
|
|
Electrostatic discharge protection device with resistive drain structure
|
|
US6255713B1
|
|
Current source using merged vertical bipolar transistor based on gate induced gate leakage current
|
|
US6133085A
|
|
Method for making a DRAM capacitor using a rotated photolithography mask
|
|
US6232180B1
|
|
Split gate flash memory cell
|
|
US6133780A
|
|
Digitally tunable voltage reference using a neuron MOSFET
|
|
US6133604A
|
|
NOR array architecture and operation methods for ETOX cells capable of full EEPROM functions
|
|
US6281550B1
|
|
Transistor and logic circuit of thin silicon-on-insulator wafers based on gate induced drain leakage currents
|
|
US6162732A
|
|
Method for reducing capacitance depletion during hemispherical grain polysilicon synthesis for DRAM
|
|
US6146968A
|
|
Method for forming a crown capacitor
|
|
US6207545B1
|
|
Method for forming a T-shaped plug having increased contact area
|
|
US6144075A
|
|
CMOS inverter using gate induced drain leakage current
|
