|
US2014032829A1
|
|
Energy conservation in a multicore chip
|
|
US2014223104A1
|
|
Virtual cache directory in multi-processor architectures
|
|
US2013346714A1
|
|
Hardware-base accelerator for managing copy-on-write of multi-level caches utilizing block copy-on-write differential update table
|
|
US2013268943A1
|
|
Balanced processing using heterogeneous cores
|
|
US2013205141A1
|
|
Quality of service targets in multicore processors
|
|
US2013191605A1
|
|
Managing addressable memory in heterogeneous multicore processors
|
|
US2013054546A1
|
|
Hardware-based array compression
|
|
US2012246446A1
|
|
Dynamically determining the profitability of direct fetching in a multicore architecture
|
|
US2011161346A1
|
|
Data storage and access in multi-core processor architectures
|
|
US2011153946A1
|
|
Domain based cache coherence protocol
|
|
US2010274971A1
|
|
Multi-core processor cache coherence for reduced off-chip traffic
|
|
US2010241811A1
|
|
Multiprocessor cache prefetch with off-chip bandwidth allocation
|
