|
US5206788A
|
|
Series ferroelectric capacitor structure for monolithic integrated circuits and method
|
|
EP0490288A2
|
|
Process for fabricating PZT capacitors as integrated circuit memory elements and a capacitor storage element
|
|
US5214300A
|
|
Monolithic semiconductor integrated circuit ferroelectric memory device
|
|
EP0479143A1
|
|
Trench capacitor DRAM with voltage field isolation
|
|
US5216281A
|
|
Self sealed aligned contact incorporating a dopant source
|
|
US5142437A
|
|
Conducting electrode layers for ferroelectric capacitors in integrated circuits and method
|
|
US5170242A
|
|
Reaction barrier for a multilayer structure in an integrated circuit
|
|
US5134310A
|
|
Current supply circuit for driving high capacitance load in an integrated circuit
|
|
US5117177A
|
|
Reference generator for an integrated circuit
|
|
US5104822A
|
|
Method for creating self-aligned, non-patterned contact areas and stacked capacitors using the method
|
|
US5075817A
|
|
Trench capacitor for large scale integrated memory
|
|
US5043790A
|
|
Sealed self aligned contacts using two nitrides process
|
|
US5109357A
|
|
DRAM memory cell and method of operation thereof for transferring increased amount of charge to a bit line
|
|
US5005102A
|
|
Multilayer electrodes for integrated circuit capacitors
|
|
US4918654A
|
|
SRAM with programmable capacitance divider
|
|
US4910708A
|
|
Dram with programmable capacitance divider
|
|
US4914627A
|
|
One transistor memory cell with programmable capacitance divider
|
|
US4888733A
|
|
Non-volatile memory cell and sensing method
|
|
US4893272A
|
|
Ferroelectric retention method
|
|
US4800543A
|
|
Timepiece communication system
|
