|
US2011117701A1
|
|
Fiducial scheme adapted for stacked integrated circuits
|
|
US2010233850A1
|
|
Method for bonding wafers to produce stacked integrated circuits
|
|
WO0193494A1
|
|
Error-correcting code adapted for memories that store multiple bits per storage cell
|
|
WO0191129A1
|
|
Dynamic configuration of storage arrays
|
|
WO0150537A1
|
|
Bipolar transistor that can be fabricated in cmos
|
|
WO0152264A1
|
|
Dram that stores multiple bits per storage cell
|
|
WO0127928A1
|
|
Memory that stores multiple bits per storage cell
|
|
WO0127929A1
|
|
Four-terminal eeprom cell for storing an analog voltage and memory system using the same to store multiple bits per eeprom cell
|
|
WO0120670A1
|
|
Connection arrangement for enabling the use of identical chips in 3-dimensional stacks of chips requiring addresses specific to each chip
|
