|
US2020098887A1
|
|
Contact electrodes and dielectric structures for thin film transistors
|
|
US2020006575A1
|
|
Thin film transistors having u-shaped features
|
|
US2014084343A1
|
|
Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack
|
|
US2014084387A1
|
|
Non-planar III-V field effect transistors with conformal metal gate electrode and nitrogen doping of gate dielectric interface
|
|
US2014001519A1
|
|
Preventing isolation leakage in III-V devices
|
|
US2012153352A1
|
|
High indium content transistor channels
|
|
US2011147710A1
|
|
Dual layer gate dielectrics for non-silicon semiconductor devices
|
|
US2011133168A1
|
|
Quantum-well-based semiconductor devices
|
|
US2010327377A1
|
|
Fermi-level unpinning structures for semiconductive devices, processes of forming same, and systems containing same
|
|
US2009085156A1
|
|
Metal surface treatments for uniformly growing dielectric layers
|
|
US2009085082A1
|
|
Controlled intermixing of hfo2 and zro2 dielectrics enabling higher dielectric constant and reduced gate leakage
|
|
US2007262399A1
|
|
Sealing spacer to reduce or eliminate lateral oxidation of a high-k gate dielectric
|
