|
US2013309826A1
|
|
Radical oxidation process for fabricating a nonvolatile charge trap memory device
|
|
US2013178031A1
|
|
Integration of non-volatile charge trap memory devices and logic CMOS devices
|
|
US2013178030A1
|
|
Method of ONO integration into logic CMOS flow
|
|
US2013210209A1
|
|
Method of integrating a charge-trapping gate stack into a CMOS flow
|
|
US8071453B1
|
|
Method of ONO integration into MOS flow
|
|
US2008293255A1
|
|
Radical oxidation process for fabricating a nonvolatile charge trap memory device
|
|
US2009243001A1
|
|
Sequential deposition and anneal of a dielectic layer in a charge trapping memory device
|
|
US2009020831A1
|
|
Deuterated film encapsulation of nonvolatile charge trap memory device
|
|
US6969689B1
|
|
Method of manufacturing an oxide-nitride-oxide (ONO) dielectric for SONOS-type devices
|
