|
CN103456350A
|
|
Semiconductor memory device and word line decoding wiring method
|
|
CN103428228A
|
|
Graphic display card for conducting cooperative calculation through wireless technology
|
|
CN103427638A
|
|
Switching power supply capable of avoiding coupling effect
|
|
CN103620667A
|
|
Method and apparatus for generating images using a color field sequential display
|
|
CN103377962A
|
|
Method and system for testing low-voltage differential signals
|
|
CN103327485A
|
|
Method and system for wirelessly transmitting content
|
|
JP2005020722A
|
|
Digital imaging apparatus
|
|
AU2003295814A1
|
|
External memory controller node
|
|
AU2003289595A1
|
|
Arithmetic node including general digital signal processing functions for an adaptive computing machine
|
|
AU2003267092A8
|
|
Method and system for an interconnection network to support communications among a plurality of heterogeneous processing elements
|
|
AU2003261186A1
|
|
Method and system for handling multiple security protocols in a processing system
|
|
AU2003252070A8
|
|
Consumer product distribution in the embedded system market
|
|
WO03098434A2
|
|
Method for ordering processor operations for modulo-scheduling
|
|
WO03094035A2
|
|
Storage and delivery of device features
|
|
AU2003217991A1
|
|
Hardware implementation of the secure hash standard
|
|
AU2003222248A1
|
|
Method and system for data flow control of execution nodes of an adaptive computing engines (ace)
|
|
TW200304291A
|
|
A low I/O bandwidth method and system for implementing detection and identification of scrambling codes
|
|
AU2002357152A1
|
|
System for adapting device standards after manufacture
|
|
AU2002363987A1
|
|
Processor architecture selectively using finite-state-machine for control code
|
|
WO03055128A1
|
|
Method and system for digital watermarking
|
