WO2010025074A1
|
|
Latch-based implementation of a register file for a multi-threaded processor
|
CN102112971A
|
|
Haltable and restartable dma engine
|
CN102027456A
|
|
Method for achieving power savings by disabling a valid array
|
EP2245529A1
|
|
Method to accelerate null-terminated string operations
|
WO2009097444A1
|
|
Method for enabling multi-processor synchronization
|
KR20100101585A
|
|
Accelerating traceback on a signal processor
|
EP2232361A1
|
|
Method and instruction set including register shifts and rotates for data processing
|
WO2009061547A1
|
|
Method of encoding register instruction fields
|
EP2212785A2
|
|
Method for implementing periodic behaviors using a single reference
|
WO2009029289A1
|
|
Method, apparatus, and architecture for automated interaction between subscribers and entities
|
EP2079212A1
|
|
A method of initial synchronization of a communication signal
|
KR20090089327A
|
|
Method and system for parallization of pipelined computations
|
WO2008070250A2
|
|
Software implementation of matrix inversion in a wireless communication system
|
US2008075212A1
|
|
Method of initial synchronization of a communication signal
|
US2009079658A1
|
|
Microstrip multi-band composite antenna
|
US2007133696A1
|
|
Kalman filter for channel estimation in OFDM systems
|
TW200625097A
|
|
Data file storing multiple date types with controlled data access
|
KR20070040805A
|
|
Method for recognition of acyclic patterns
|
US2006018398A1
|
|
Base station software for multi-user detection uplinks and downlinks and method thereof
|
US2007008434A1
|
|
Digital implementation of analog TV receiver
|