|
US2014035614A1
|
|
Logic circuits using neuristors
|
|
US2014003139A1
|
|
Memory devices with in-bit current limiters
|
|
US2013249879A1
|
|
Display matrix with resistance switches
|
|
US2013176766A1
|
|
Stateful negative differential resistance devices
|
|
US2013099187A1
|
|
Multilayer structure based on a negative differential resistance material
|
|
US2013099872A1
|
|
Chaotic oscillator-based random number generation
|
|
US2012104345A1
|
|
Memristive devices with layered junctions and methods for fabricating the same
|
|
US2012014161A1
|
|
Memristive negative differential resistance device
|
|
US2011266515A1
|
|
Memristive switch device
|
|
US2011181347A1
|
|
Memristor-protection integrated circuit and method for protection of a memristor during switching
|
|
US2011169136A1
|
|
Crossbar-integrated memristor array and method employing interstitial low dielectric constant insulator
|
|
US2011095774A1
|
|
Testing a nonvolatile circuit element having multiple intermediate states
|
|
US2012146184A1
|
|
Two terminal memcapacitor device
|
|
US2011240941A1
|
|
Crystalline silicon-based memristive device with multiple mobile dopant species
|
