|
US6385700B2
|
|
Set-associative cache-management method with parallel read and serial read pipelined with serial write
|
|
US2002005711A1
|
|
Low-dropout voltage regulator with improved stability for all capacitive loads
|
|
US6348881B1
|
|
Efficient hardware implementation of a compression algorithm
|
|
US6303525B1
|
|
Method and structure for adhering MSQ material to liner oxide
|
|
US6463518B1
|
|
Generation of memory addresses for accessing a memory utilizing scheme registers
|
|
US6358777B1
|
|
Spectrally detectable low-k dielectric marker layer for plasma-etch of integrated-circuit structure
|
|
US6379848B1
|
|
Reticle for use in photolithography and methods for inspecting and making same
|
|
US6430519B1
|
|
Method for evaluating an input data signal and circuit system for carrying out said method
|
|
US6387797B1
|
|
Method for reducing the capacitance between interconnects by forming voids in dielectric material
|
|
US6347143B1
|
|
Cryptographic device with encryption blocks connected parallel
|
