|
US6734046B1
|
|
Method of customizing and using maps in generating the padring layout design
|
|
US6823501B1
|
|
Method of generating the padring layout design using automation
|
|
US6857116B1
|
|
Optimization of abutted-pin hierarchical physical design
|
|
US6557153B1
|
|
Method and system for implementing a user interface for performing physical design operations on an integrated circuit netlist
|
|
US6574788B1
|
|
Method and system for automatically generating low level program commands as dependency graphs from high level physical design stages
|
