Learn more

OULD-AHMED-VALL ELMOUSTAPHA

Overview
  • Total Patents
    45
  • GoodIP Patent Rank
    173,434
  • Filing trend
    ⇩ 100.0%
About

OULD-AHMED-VALL ELMOUSTAPHA has a total of 45 patent applications. It decreased the IP activity by 100.0%. Its first patent ever was published in 2011. It filed its patents most often in United States. Its main competitors in its focus markets computer technology, audio-visual technology and basic communication technologies are INST THE DEV OF EMERGING ARCHI, TAEJIN INFO TECH CO LTD and MEDIAREIF MOESTL & REIF KOMMUN.

Patent filings in countries

World map showing OULD-AHMED-VALL ELMOUSTAPHAs patent filings in countries
# Country Total Patents
#1 United States 45

Patent filings per year

Chart showing OULD-AHMED-VALL ELMOUSTAPHAs patent filings per year from 1900 to 2020

Top inventors

# Name Total Patents
#1 Ould-Ahmed-Vall Elmoustapha 45
#2 Valentine Robert 23
#3 Corbal Jesus 15
#4 Toll Bret L 13
#5 Sperber Zeev 12
#6 Gradstein Amit 12
#7 Sair Suleyman 12
#8 Charney Mark J 10
#9 Doshi Kshitij A 9
#10 Yount Charles R 8

Latest patents

Publication Filing date Title
US2017269935A1 Instruction and logic to provide vector loads and stores with strides and masking functionality
US2017192783A1 Systems, Apparatuses, and Methods for Stride Load
US2017192791A1 Counter to Monitor Address Conflicts
US2016188341A1 Apparatus and method for fused add-add instructions
US2016188327A1 Apparatus and method for fused multiply-multiply instructions
US2016188330A1 Systems, apparatuses, and methods for data speculation execution
US2016357556A1 Systems, apparatuses, and methods for data speculation execution
US2016179530A1 Instruction and logic to perform a vector saturated doubleword/quadword add
US2016091328A1 Technologies for route navigation sharing in a community cloud
US2014281400A1 Systems, apparatuses,and methods for zeroing of bits in a data element
US2014189322A1 Systems, Apparatuses, and Methods for Masking Usage Counting
US2014317377A1 Vector frequency compress instruction
US2013283021A1 Apparatus and method of improved insert instructions
US2014223138A1 Systems, apparatuses, and methods for performing conversion of a mask register into a vector register.
US2015026440A1 Apparatus and method for performing a permute operation
US2014215186A1 Systems, apparatuses, and methods for mapping a source operand to a different range
US2014189296A1 System, apparatus and method for loop remainder mask instruction
US2014289494A1 Instruction and logic to provide vector horizontal majority voting functionality
US2014201498A1 Gather-op instruction to duplicate a mask and perform an operation on vector elements gathered via tracked offset-based gathering
US2014195775A1 Instruction and logic to provide vector loads with strides and masking functionality