|
WO2009042524A1
|
|
Analog to digital converter
|
|
US2009074120A1
|
|
Auto-calibration for a filter
|
|
TW200950323A
|
|
High resolution variable gain control
|
|
US2007182494A1
|
|
Methods for auto-calibration and fast tuning of voltage controlled oscillators in phase-lock loops
|
|
US7521976B1
|
|
Low power high speed latch for a prescaler divider
|
|
US2004116097A1
|
|
Tunable multi-band receiver by on-chip selectable filtering
|
|
US2004121751A1
|
|
Passive subharmonic mixer design
|
|
US6981187B1
|
|
Test mode for a self-refreshed SRAM with DRAM memory cells
|
|
US6757207B1
|
|
Refresh miss detect circuit for self-refreshing DRAM
|
|
US6735142B1
|
|
Power-up control circuit with a power-saving mode of operation
|
|
US6721210B1
|
|
Voltage boosting circuit for a low power semiconductor memory
|
|
US6643216B1
|
|
Asynchronous queuing circuit for DRAM external RAS accesses
|
|
US2003231540A1
|
|
DRAM with total self refresh and control circuit
|
|
US6559678B1
|
|
Node predisposition circuit
|
|
US6493414B1
|
|
Die information logic and protocol
|
|
US6681287B2
|
|
Smart memory
|
|
US6694448B2
|
|
SRAM row redundancy
|
|
US7069482B1
|
|
ROM error-correction control
|
|
US6240029B1
|
|
Memory column redundancy
|
|
US6355980B1
|
|
Dual die memory
|
