|
US2016147660A1
|
|
Access extent monitoring for data transfer reduction
|
|
US2016098313A1
|
|
Watchdog method and device
|
|
US2016062862A1
|
|
Data processing system with debug control
|
|
US2016011907A1
|
|
Configurable per-task state counters for processing cores in multi-tasking processing systems
|
|
US2015234679A1
|
|
Method to communicate task context information and device therefor
|
|
US2015095393A1
|
|
Method and device for generating floating-point values
|
|
US2015039945A1
|
|
Data processor device having a debug control module which selectively modifies trace messages
|
|
US2014280424A1
|
|
Method and device for handling data values
|
|
US2014280425A1
|
|
Method and device for generating an exception
|
|
US2014052922A1
|
|
Random access of a cache portion using an access module
|
|
US2014143500A1
|
|
Flexible control mechanism for store gathering in a write buffer
|
|
US2014143471A1
|
|
Flexible control mechanism for store gathering in a write buffer
|
|
US2014053003A1
|
|
Random timeslot controller for enabling built-in self test module
|
|
US2013346798A1
|
|
Codeword error injection via checkbit modification
|
|
US2013212438A1
|
|
Stack-based trace message generation for debug and device thereof
|
|
US2012036398A1
|
|
Multiple core data processor with usage monitoring
|
|
US2012215991A1
|
|
Memory protection unit (MPU) having a shared portion and method of operation
|
|
US2013080748A1
|
|
Multi-processor data processing system having synchronized exit from debug mode and method therefor
|
|
US2013073827A1
|
|
Memory management unit (MMU) having region descriptor globalization controls and method of operation
|
|
US2013047037A1
|
|
Method and device for controlling debug event resources
|
