|
WO2021042081A1
|
|
Graph memory engine
|
|
US10339043B1
|
|
System and method to match vectors using mask and count
|
|
US10050773B1
|
|
Bootstrapped autonegotiation clock from a referenceless clock chip
|
|
US10084488B1
|
|
Chip-to-chip port coherency without overhead
|
|
WO2015101827A1
|
|
Integrated main memory and coprocessor with low latency
|
|
WO2015103327A1
|
|
Method and apparatus for randomizer
|
|
US2016164498A1
|
|
Hybrid driver circuit
|
|
US2014218083A1
|
|
Delay-locked loop with dual loop filters for fast response and wide frequency and delay range
|
|
WO2014047225A1
|
|
Substitute redundant memory
|
|
US2013342242A1
|
|
Hybrid driver including a turbo mode
|
|
US2013332681A1
|
|
Memory system including variable write burst and broadcast command scheduling
|
|
US2013329553A1
|
|
Traffic metering and shaping for network packets
|
|
US2014078841A1
|
|
Programmable memory built in self repair circuit
|
|
US2013332665A1
|
|
Memory with bank-conflict-resolution (BCR) module including cache
|
|
US2013342241A1
|
|
Pseudo-supply hybrid driver
|
|
EP2798639A1
|
|
Built in self-testing and repair device and method
|
|
US2013169314A1
|
|
Methods and circuits for adjusting parameters of a transceiver
|
|
KR20120112265A
|
|
Memory system including variable write command scheduling
|
|
WO2012024699A1
|
|
Data synchronization for circuit resources without using a resource buffer
|
|
TW201222783A
|
|
System with logic and embedded mim capacitor
|
