|
US2014167987A1
|
|
Systems and methods for data compression and parallel, pipelined decompression
|
|
US2014143744A1
|
|
Systems and methods for reducing logic switching noise in parallel pipelined hardware
|
|
US8671371B1
|
|
Systems and methods for configuration of control logic in parallel pipelined hardware
|
|
US8701069B1
|
|
Systems and methods for optimizing allocation of hardware resources to control logic in parallel pipelined hardware
|
|
EP2495675A2
|
|
A method and apparatus for generating a hardware stream processor design
|
|
GB201122363D0
|
|
Stream scheduling in parallel pipelined hardware
|
|
US2013046912A1
|
|
Methods of monitoring operation of programmable logic
|
