|
DE102014119705A1
|
|
Systems and methods for data matching based on a character displaying one end of a fragment
|
|
US9325546B1
|
|
Data rate and pvt adaptation with programmable bias control in a serdes receiver
|
|
US2015206578A1
|
|
Area-efficient, high-speed, dynamic-circuit-based sensing scheme for dual-rail SRAM memories
|
|
US2016091951A1
|
|
Systems and Methods for Power Reduced Data Decoder Scheduling
|
|
US2015015984A1
|
|
Storage Media Inter-Track interference Cancellation
|
|
DE102014113340A1
|
|
Reduced polar codes
|
|
US2016072650A1
|
|
Adaptive termination tuning with biased phase detector in a serdes receiver
|
|
GB201415160D0
|
|
Virtual bands concentration for self encrypting drives
|
|
US2015229333A1
|
|
Systems and Methods for Rank Deficient Encoding
|
|
US2015229331A1
|
|
Systems and methods for area efficient data encoding
|
|
WO2015119657A1
|
|
Depth image generation utilizing depth information reconstructed from an amplitude image
|
|
US2016034185A1
|
|
Host-based device driver splitting of input/out for redundant array of independent disks systems
|
|
US9093119B1
|
|
Skew-tolerant reader set selection in array-reader based magnetic recording
|
|
US8908305B1
|
|
Systems and methods for slider head stability determination
|
|
US9148171B1
|
|
Parallel interface pattern modification for addressing signal integrity concerns
|
|
JP2015036982A
|
|
Translation layer partitioned between host and controller
|
|
US2016087653A1
|
|
Decoder With Targeted Symbol Flipping Recovery Of Miscorrected Codewords
|
|
US2016028514A1
|
|
Configurable Transmitter Hardware Block and Methods
|
|
JP2015036981A
|
|
Serial-read-optimization variable size flash translation layer
|
|
JP2015062110A
|
|
Virtual bands concentration for self encrypting drives
|
