|
WO9907067A1
|
|
Offset adjustment of cmos matched pairs with body voltage
|
|
WO9900841A1
|
|
High dose p+ buried layer structure
|
|
AU7588198A
|
|
High voltage crystal controlled oscillator
|
|
AU7149498A
|
|
Redundant server failover in networked environment
|
|
AU7149698A
|
|
Control message interfacing in a redundant server environment
|
|
AU5524798A
|
|
A clock recovery circuit
|
|
WO9814862A1
|
|
Method and apparatus for reading data from a storage device
|
|
US5778411A
|
|
Method for virtual to physical mapping in a mapped compressed virtual storage subsystem
|
|
AU3628297A
|
|
Semiconductor fabrication
|
|
US5780329A
|
|
Process for fabricating a moderate-depth diffused emitter bipolar transistor in a BICMOS device without using an additional mask
|
|
US5858828A
|
|
Use of MEV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor
|
|
US5772500A
|
|
Compact ventilation unit for electronic apparatus
|
|
US5821572A
|
|
Simple BICMOS process for creation of low trigger voltage SCR and zener diode pad protection
|
|
US5821013A
|
|
Variable step height control of lithographic patterning through transmitted light intensity variation
|
|
US5838616A
|
|
Gate edge aligned EEPROM transistor
|
|
US5860091A
|
|
Method and apparatus for efficient management of non-aligned I/O write request in high bandwidth raid applications
|
|
US5801564A
|
|
Reduced skew differential receiver
|
|
US5778194A
|
|
Method and apparatus for measuring performance of a computer bus
|
|
US5761705A
|
|
Methods and structure for maintaining cache consistency in a RAID controller having redundant caches
|
|
US5861652A
|
|
Method and apparatus for protecting functions imbedded within an integrated circuit from reverse engineering
|
