|
US10554449B1
|
|
Baseline wander compensation in SerDes transceivers
|
|
US10469096B1
|
|
Successive approximation register (SAR) analog to digital converter (ADC) with partial loop-unrolling
|
|
US10454491B1
|
|
Successive approximation register (SAR) analog to digital converter (ADC) with partial loop-unrolling
|
|
US2016161554A1
|
|
Wireless probes
|
|
US2016163669A1
|
|
Elongated pad structure
|
|
US2016163385A1
|
|
Duo content addressable memory (CAM) using a single CAM
|
|
WO2016018826A1
|
|
Communication interface architecture using serializer/deserializer
|
|
US9454636B1
|
|
Integrated Circuit Design Optimization
|
|
US2016246910A1
|
|
Memory optimization in VLSI design using generic memory models
|
|
US2015095740A1
|
|
Error detection and correction in binary content addressable memory (BCAM)
|
|
US2015095738A1
|
|
Error detection and correction in ternary content addressable memory (TCAM)
|
|
US2014346513A1
|
|
Mixed-sized pillars that are probeable and routable
|
|
US2014347089A1
|
|
Testing of thru-silicon vias
|
|
US2014346678A1
|
|
Parallel signal via structure
|
|
US8355269B1
|
|
Pushed-rule bit cells with new functionality
|
|
US7474933B2
|
|
System and method for automating integration of semiconductor work in process updates
|
|
US7218980B1
|
|
Prediction based optimization of a semiconductor supply chain using an adaptive real time work-in-progress tracking system
|
|
US6748287B1
|
|
Adaptive real-time work-in-progress tracking, prediction, and optimization system for a semiconductor supply chain
|
