|
US2014181417A1
|
|
Cache coherency using die-stacked memory device with logic die
|
|
US2014181458A1
|
|
Die-stacked memory device providing data translation
|
|
US2014082322A1
|
|
Programmable physical address mapping for memory
|
|
US2014040698A1
|
|
Stacked memory device with metadata management
|
|
US2013346695A1
|
|
Integrated circuit with high reliability cache controller and method therefor
|
|
US2013297906A1
|
|
Method and apparatus for batching memory requests
|
|
US2013238856A1
|
|
System and method for cache organization in row-based memories
|
|
US2013159812A1
|
|
Memory architecture for read-modify-write operations
|
|
US2013159623A1
|
|
Processor with garbage-collection based classification of memory
|
|
US2013138894A1
|
|
Hardware filter for tracking block presence in large caches
|
|
US2013138892A1
|
|
DRAM cache with tags and data jointly stored in physical rows
|
|
US2013054849A1
|
|
Uniform multi-chip identification and routing system
|
|
US2013024597A1
|
|
Tracking memory access frequencies and utilization
|
|
US2012317364A1
|
|
Cache prefetching from non-uniform memories
|
|
US2012317376A1
|
|
Row buffer register file
|
|
US2012311269A1
|
|
Non-uniform memory-aware cache management
|
