Adaptive workload based optimizations coupled with a heterogeneous current-aware baseline design to mitigate current delivery limitations in integrated circuits
US2013339762A1
Adaptive workload based optimizations to mitigate current delivery limitations in integrated circuits
US2014082580A1
Current-aware floorplanning to overcome current delivery limitations in integrated circuits
US2014082574A1
Token-based current control to mitigate current delivery limitations in integrated circuits
US2013311811A1
Power shifting in multicore platforms by varying SMT levels
Vertical power budgeting and shifting for three-dimensional integration
US2013046955A1
Local computation logic embedded in a register file to accelerate programs
US2012245897A1
Virtualized abstraction with built-in data alignment and simultaneous event monitoring in performance counter based application characterization and tuning
US2012210328A1
Guarded, multi-metric resource control for safe and efficient microprocessor management
US2012119717A1
Voltage regulator module with power gating and bypass
US2012030481A1
Measuring data switching activity in a microprocessor
US2010268930A1
On-chip power proxy based architecture
US2011191776A1
Low overhead dynamic thermal management in many-core cluster architecture
US2010268975A1
On-chip power proxy based architecture
US2010262808A1
Managing instructions for more efficient load/store unit usage
US2010180081A1
Adaptive data prefetch
US2010083203A1
Modeling system-level effects of soft errors
US2010015732A1
Semiconductor chip repair by stacking of a base semiconductor chip and a repair semiconductor chip
US2009328055A1
Systems and methods for thread assignment and core turn-off for integrated circuit energy efficiency and high-performance
