|
US2019081627A1
|
|
Circuit for low power, radiation hard logic cell
|
|
US2014157223A1
|
|
Circuit and layout design methods and logic cells for soft error hard integrated circuits
|
|
WO2014066402A1
|
|
Circuit and layout design methods and logic cells for soft error hard integrated circuits
|
|
US2013227499A1
|
|
Layout method for soft-error hard electronics, and radiation hardened logic cell
|
|
US2013038348A1
|
|
Layout method for soft-error hard electronics, and radiation hardened logic cell
|
|
US2012180005A1
|
|
Layout method for soft-error hard electronics, and radiation hardened logic cell
|
|
US2010264953A1
|
|
Soft error hard electronic circuit and layout
|
|
US2009184733A1
|
|
Layout method for soft-error hard electronics, and radiation hardened logic cell
|
|
US2009044158A1
|
|
Method, and extensions, to couple substrate effects and compact model circuit simulation for efficient simulation of semiconductor devices and circuit
|
