|
US2013241595A1
|
|
Data-Driven Integrated Circuit Architecture
|
|
US2013151793A1
|
|
Multi-Context Configurable Memory Controller
|
|
US2013147515A1
|
|
Hierarchically-Scalable Reconfigurable Integrated Circuit Architecture With Unit Delay Modules
|
|
US2013138913A1
|
|
Reconfigurable Integrated Circuit Architecture With On-Chip Configuration and Reconfiguration
|
|
WO2007149472A2
|
|
Element controller for a resilient integrated circuit architecture
|
|
WO2007084288A2
|
|
Algorithmic electronic system level design platform
|
|
WO2007084287A2
|
|
Flow transform for integrated circuit design and simulation having combined data flow, control flow, and memory flow views
|
|
US2007296458A1
|
|
Fault tolerant integrated circuit architecture
|
|
US2007296459A1
|
|
Resilient integrated circuit architecture
|
