|
US2014047214A1
|
|
Vector register file
|
|
US2014040592A1
|
|
Active buffered memory
|
|
US2014040603A1
|
|
Vector processing in an active memory device
|
|
US2014040596A1
|
|
Gather/scatter of multiple data elements with packed loading/storing into/from a register file entry
|
|
US2014040601A1
|
|
Predication in a vector processor
|
|
US2011167296A1
|
|
Register file soft error recovery
|
|
US2010218155A1
|
|
Automated critical area allocation in a physical synthesized hierarchical design
|
|
US2009177870A1
|
|
Method and system for a wiring-efficient permute unit
|
