|
US2014042550A1
|
|
Integrated circuits with improved spacers and methods for fabricating same
|
|
US2014030876A1
|
|
Methods for fabricating high carrier mobility finfet structures
|
|
US2014015060A1
|
|
Stress enhanced CMOS circuits and methods for their manufacture
|
|
US2014015055A1
|
|
Replacement gate FinFET structures with high mobility channel
|
|
US8598007B1
|
|
Methods of performing highly tilted halo implantation processes on semiconductor devices
|
|
US2013302956A1
|
|
Methods of forming semiconductor devices with embedded semiconductor material as source/drain regions using a reduced number of spacers
|
|
US2013267078A1
|
|
Processes for preparing stressed semiconductor wafers and for preparing devices including the stressed semiconductor wafers
|
|
US2013244437A1
|
|
Methods of forming features on an integrated circuit product using a novel compound sidewall image transfer technique
|
|
US2013196495A1
|
|
Methods for fabricating MOS devices with stress memorization
|
|
US2013175610A1
|
|
Transistor with stress enhanced channel and methods for fabrication
|
|
US2013178024A1
|
|
In situ doping and diffusionless annealing of embedded stressor regions in PMOS and NMOS devices
|
|
US2013178034A1
|
|
Methods of making transistor devices with elevated source/drain regions to accommodate consumption during metal silicide formation process
|
|
US2013175545A1
|
|
Semiconductor device with strain-inducing regions and method thereof
|
|
US2013157421A1
|
|
Methods for the fabrication of integrated circuits including back-etching of raised conductive structures
|
|
US2013146976A1
|
|
Integrated circuits formed on strained substrates and including relaxed buffer layers and methods for the manufacture thereof
|
|
US2013105885A1
|
|
Canyon gate transistor and methods for its fabrication
|
|
US2013095627A1
|
|
Methods of Forming Source/Drain Regions on Transistor Devices
|
|
US2013069111A1
|
|
Strained semiconductor devices having asymmetrical heterojunction structures and methods for the fabrication thereof
|
|
US2013065373A1
|
|
Methods and Systems for Forming Implanted Doped Regions for a Semiconductor Device Using Reduced Temperature Ion Implantation
|
|
US2013065367A1
|
|
Methods of Forming Highly Scaled Semiconductor Devices Using a Reduced Number of Spacers
|
