|
CN111900975A
|
|
Level conversion circuit for converting high-voltage domain signal into low-voltage domain signal
|
|
CN111414725A
|
|
Software wiring structure modeling method and device for FPGA (field programmable Gate array) capable of being dynamically expanded
|
|
CN111404537A
|
|
Overvoltage input I/O buffer circuit for FPGA
|
|
CN111400984A
|
|
System and method for generating compiler for analyzing verilog circuit netlist
|
|
CN111427731A
|
|
Test method and system for automatically splitting code stream and verifying code stream
|
|
CN111428431A
|
|
Method and system for supporting automatic test and recording of EDA (electronic design automation) software
|
|
CN111400992A
|
|
Test method and system for automatically verifying boxing layout and wiring
|
|
CN111400169A
|
|
Method and system for automatically generating netlist file for testing software and hardware
|
|
CN111240244A
|
|
Programmable pulse generation device, circuit and method suitable for FPGA
|
|
CN110460231A
|
|
A kind of charge pump of anti-single particle transient state
|
|
CN110472340A
|
|
A kind of modeling method and device of wire structures
|
|
CN110018654A
|
|
Fine granularity programmable timing sequence control logic module
|
|
CN110007908A
|
|
Dual output look-up table and programmable logic cells with double carry chain structures
|
|
CN109829230A
|
|
The design method of FPGA IP kernel
|
|
CN109298848A
|
|
The subduplicate circuit of double mode floating-point division
|
|
CN107862650A
|
|
The method of speed-up computation two dimensional image CNN convolution
|
|
CN107947756A
|
|
Difference CMOS process circuits and oscillatory system
|
|
CN107833586A
|
|
Primary particle inversion resistant FPGA triplication redundancies configuration memory cell circuit
|
|
CN107994878A
|
|
Low-noise amplifier and emulation bus receiver for emulation bus receiver
|
|
CN107944140A
|
|
The synchronous FPGA system and method for matching somebody with somebody code
|
