|
US2012199813A1
|
|
Extreme high mobility CMOS logic
|
|
WO2011153451A2
|
|
Tfet based 4t memory devices
|
|
WO2008005378A2
|
|
Gate dielectric materials for group iii-v enhancement mode transistors
|
|
US2008237678A1
|
|
On-chip memory cell and method of manufacturing same
|
|
US2008157225A1
|
|
SRAM and logic transistors with variable height multi-gate transistor architecture
|
|
US2008142786A1
|
|
Insulated gate for group iii-v devices
|
|
US2010248209A1
|
|
Three-dimensional integrated circuit for analyte detection
|
|
US2006148182A1
|
|
Quantum well transistor using high dielectric constant dielectric layer
|
|
US2006063318A1
|
|
Reducing ambipolar conduction in carbon nanotube transistors
|
