|
US2011145919A1
|
|
Method and apparatus for ensuring consistent system configuration in secure applications
|
|
US2010241864A1
|
|
Authenticating an integrated circuit based on stored information
|
|
US2009271877A1
|
|
Method to secure embedded system with programmable logic, hardware and software binding, execution monitoring and counteraction
|
|
WO2006102204A2
|
|
Integrated circuit with autonomous power management
|
|
US2007168730A1
|
|
Integrated circuit analysis system and method using model checking
|
|
US2007101216A1
|
|
Method to locate logic errors and defects in digital circuits
|
|
US2007113123A1
|
|
Method and system for network-on-chip and other integrated circuit architectures
|
|
US7493434B1
|
|
Determining the value of internal signals in a malfunctioning integrated circuit
|
|
US7426705B1
|
|
Combined hardware/software assertion checking
|
|
US7305635B1
|
|
Serial implementation of assertion checking logic circuit
|
|
US2006031807A1
|
|
Assertion checking using two or more cores
|
|
US7058918B2
|
|
Reconfigurable fabric for SoCs using functional I/O leads
|
