Learn more

CONTOUR SEMICONDUCTOR INC

Overview
  • Total Patents
    39
About

CONTOUR SEMICONDUCTOR INC has a total of 39 patent applications. Its first patent ever was published in 2001. It filed its patents most often in United States, WIPO (World Intellectual Property Organization) and China. Its main competitors in its focus markets computer technology, semiconductors and micro-structure and nano-technology are NANTRONICS SEMICONDUCTOR INC, TOSHIBA MEMORY SYSTEMS CO LTD and SIDENSE CORP.

Patent filings in countries

World map showing CONTOUR SEMICONDUCTOR INCs patent filings in countries

Patent filings per year

Chart showing CONTOUR SEMICONDUCTOR INCs patent filings per year from 1900 to 2020

Top inventors

# Name Total Patents
#1 Shepard Daniel R 28
#2 Shepard Daniel Robert 6
#3 Nestler Eric 4
#4 Apodaca Mac D 2
#5 Langdo Thomas A 2
#6 Pitera Arthur J 2
#7 Trent Thomas Michael 1
#8 Ceder Lisa 1
#9 Chow Jenn C 1
#10 Hsu James Juen 1

Latest patents

Publication Filing date Title
US2014158963A1 Embedded non-volatile memory
US2015050788A1 Current steering element formation for memory arrays
US8378456B1 Unified switch array for memory devices
US8035416B1 Bipolar-MOS driver circuit
WO2010078483A1 Capacitor block comprising capacitors that can be connected to each other and method for charging and discharging the capacitors to write a phase change material memory
WO2010022036A2 Method for forming self-aligned phase-change semiconductor diode memory
WO2009149061A2 Diode decoder array with non-sequential layout and methods of forming the same
US2009257269A1 Low-complexity electronic circuits and methods of forming the same
WO2009108875A1 Storage array with diagonal connection of power supplies
US2009161420A1 Field-emitter-based memory array with phase-change storage devices
WO2009061834A1 Low-cost, high-density rectifier matrix memory
US2008291751A1 SCR matrix storage device
US2009109726A1 Non-linear conductor memory
WO2008136798A1 Nano-vacuum-tubes and their application in storage devices
US2007230243A1 Memory array with readout isolation
US2007247890A1 Nano-vacuum-tubes and their application in storage devices
US2006166508A1 Topography transfer method with aspect ratio scaling
US2005245069A1 Substrate flattening method
US2004132288A1 Fabrication of semiconductor devices
US7149934B2 Error correcting memory access means and method