|
US2014042491A1
|
|
Gate electrode of field effect transistor
|
|
US2012064720A1
|
|
Planarization control for semiconductor devices
|
|
US2011195559A1
|
|
Method of forming shallow trench isolation structure
|
|
US2010230757A1
|
|
Hybrid STI gap-filling approach
|
|
US2010190345A1
|
|
Selective etch-back process for semiconductor devices
|
|
US2010022084A1
|
|
Method for forming interconnect structures
|
|
US2009209083A1
|
|
Hybrid gap-fill approach for STI formation
|
|
US2009127648A1
|
|
Hybrid Gap-fill Approach for STI Formation
|
|
US2009068854A1
|
|
Method of fabricating silicon nitride gap-filling layer
|
|
US2008293194A1
|
|
Method of making a P-type metal-oxide semiconductor transistor and method of making a complementary metal-oxide semiconductor transistor
|
|
US2008096331A1
|
|
Method for fabricating high compressive stress film and strained-silicon transistors
|
|
US2007264786A1
|
|
Method of manufacturing metal oxide semiconductor transistor
|
|
US2007105292A1
|
|
Method for fabricating high tensile stress film and strained-silicon transistors
|
|
US2006249795A1
|
|
Semiconductor device and fabricating method thereof
|
