Structure and method of high-performance extremely thin silicon on insulator complementary metal—oxide—semiconductor transistors with dual stress buried insulators
US8492218B1
Removal of an overlap of dual stress liners
US2013207194A1
Transistors with uniaxial stress channels
US2013200468A1
Integration of SMT in replacement gate FINFET process flow
US2013175632A1
Reduction of contact resistance and junction leakage