|
US2014070361A1
|
|
Diffusion resistor with reduced voltage coefficient of resistance and increased breakdown voltage using CMOS wells
|
|
US2010327335A1
|
|
Method of building compensated isolated P-well devices
|
|
US2011156144A1
|
|
Compensated isolated p-well DENMOS devices
|
|
US2010032755A1
|
|
DEMOS transistors with STI and compensated well in drain
|
|
US2010327361A1
|
|
Low cost symmetric transistors
|
|
US2010327374A1
|
|
Low cost transistors using gate orientation and optimized implants
|
|
US2008179691A1
|
|
Device Having Pocketless Regions and Method of Making the Device
|
