Dual register data path architecture with registers in a data file divided into groups and sub-groups
US2012072672A1
Prefetch address hit prediction to reduce memory access latency
US2013013656A1
Three-term predictive adder and/or subtracter
US2012016919A1
Extended-width shifter for arithmetic logic unit
US2011259030A1
Refrigerated merchandiser with shelf air discharge
US2012079240A1
Reduced-level shift overflow detection
US2013179483A1
Technique for optimization and re-use of hardware in the implementation of instructions used in viterbi and turbo decoding, using carry and save arithmetic
US2012030431A1
Predictive sequential prefetching for data caching
US2010199064A1
Fast address translation for linear and circular modes
