US2011133719A1
|
|
Voltage reference circuit operable with a low voltage supply and method for implementing same
|
US2008278595A1
|
|
Video Data Capture and Streaming
|
US2009160867A1
|
|
Autonomous Context Scheduler For Graphics Processing Units
|
US6800885B1
|
|
Asymmetrical double gate or all-around gate MOSFET devices and methods for making same
|
US6795357B1
|
|
Method for reading a non-volatile memory cell
|
US6525428B1
|
|
Graded low-k middle-etch stop layer for dual-inlaid patterning
|
US6836132B1
|
|
High resolution heat exchange
|
US6661102B1
|
|
Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress
|
US7153364B1
|
|
Re-circulation and reuse of dummy-dispensed resist
|
WO0211936A1
|
|
Solder plating system with plating carrier belt roller with locking sprocket pins
|
US6495435B2
|
|
Method for improved control of lines adjacent to a select gate using a mask assist feature
|
US6500768B1
|
|
Method for selective removal of ONO layer
|
US6365945B1
|
|
Submicron semiconductor device having a self-aligned channel stop region and a method for fabricating the semiconductor device using a trim and etch
|
US2002022280A1
|
|
Repair of film having an SI-O backbone
|
US6928333B1
|
|
Scheduling method for automated work-cell transfer system
|
US6417068B1
|
|
Semiconductor device navigation using laser scribing
|
US7039495B1
|
|
Management of multiple types of empty carriers in automated material handling systems
|
US6814837B1
|
|
Controlled gas supply line apparatus and process for infilm and onfilm defect reduction
|
US5546560A
|
|
Device and method for reducing bus activity in a computer system having multiple bus-masters
|
US5079450A
|
|
Self-latching logic gate for use in programmable logic array circuits
|