|
US2016099043A1
|
|
Memory circuit and refresh method thereof
|
|
US2010265774A1
|
|
Method for determining native threshold voltage of nonvolatile memory
|
|
US2009045822A1
|
|
Capacitive detection systems, modules and methods
|
|
US2008273113A1
|
|
Integrated graphics and KVM system
|
|
US6839294B2
|
|
Memory device with high charging voltage bit line
|
|
US7291887B2
|
|
Protection circuit for electrostatic discharge
|
|
US2003223253A1
|
|
Stable voltage converter with multiple pulse width modulated channels
|
|
US2003214354A1
|
|
Balanced current converter with multiple pulse width modulated channels
|
|
US6531733B1
|
|
Structure of flash memory cell and method for manufacturing the same
|
|
US2003100970A1
|
|
Method and system of monitoring apparatuses of manufacturing IC
|
|
US6433521B1
|
|
Source and sink voltage regulator using one type of power transistor
|
|
US6381295B1
|
|
Shifter with overflow detection mechanism
|
|
US6500714B1
|
|
Method and structure for manufacturing ROMs in a semiconductor process
|
|
US6466434B1
|
|
Disk assembly incorporating therein usb connector and computer case having therein same
|
|
US6184095B1
|
|
Method for fabricating mask ROM via medium current implanter
|
|
US6392632B1
|
|
Optical mouse having an integrated camera
|
|
US6393588B1
|
|
Testing of USB hub
|
|
US6021672A
|
|
Simultaneous in-situ optical sensing of pressure and etch rate in plasma etch chamber
|
|
TW374871B
|
|
Control circuit and waking method by a peripheral equipment when the computer enters into the standby status
|
|
US6155537A
|
|
Deep submicron MOS transistors with a self-aligned gate electrode
|
