|
US2021011849A1
|
|
Processor cluster address generation
|
|
US2020371978A1
|
|
Multidimensional address generation for direct memory access
|
|
US2020387564A1
|
|
Integer matrix multiplication engine using pipelining
|
|
US2020311183A1
|
|
Matrix multiplication engine using pipelining
|
|
US2020174707A1
|
|
Fifo filling logic for tensor calculation
|
|
US2020167309A1
|
|
Reconfigurable fabric configuration using spatial and temporal routing
|
|
WO2020112992A1
|
|
Reconfigurable fabric configuration using spatial and temporal routing
|
|
US2019324888A1
|
|
Data flow graph computation using exceptions
|
|
US2019325309A1
|
|
Neural network output layer for machine learning
|
|
US2019279038A1
|
|
Data flow graph node parallel update for machine learning
|
|
US2019279086A1
|
|
Data flow graph node update for machine learning
|
|
US2019228340A1
|
|
Data flow graph computation for machine learning
|
|
US2019228037A1
|
|
Checkpointing data flow graph computation for machine learning
|
|
WO2019191578A1
|
|
Data flow graph computation for machine learning
|
|
US2019197018A1
|
|
Dynamic reconfiguration using data transfer control
|
|
WO2019169238A1
|
|
Dynamic reconfiguration using data transfer control
|
|
US2019266218A1
|
|
Matrix computation within a reconfigurable processor fabric
|
|
US2019138373A1
|
|
Multithreaded data flow processing within a reconfigurable fabric
|
|
US2019130291A1
|
|
Dynamic reconfiguration with partially resident agents
|
|
US2019130270A1
|
|
Tensor manipulation within a reconfigurable fabric using pointers
|
