|
CN112070222A
|
|
Processing architecture, accelerator and method for federal learning
|
|
CN112286752A
|
|
Algorithm verification method and system for federated learning heterogeneous processing system
|
|
CN112286756A
|
|
FPGA power consumption prediction method and system for federated learning heterogeneous processing system
|
|
CN112100673A
|
|
Federal learning accelerator and RSA intersection calculation method for privacy calculation
|
|
CN111832050A
|
|
Paillier encryption scheme based on FPGA chip implementation for federal learning
|
|
CN111813526A
|
|
Heterogeneous processing system, processor and task processing method for federal learning
|
|
CN112000598A
|
|
Processor for federal learning, heterogeneous processing system and private data transmission method
|
|
CN112000527A
|
|
FPGA engineering test method of federated learning system
|
|
CN111831330A
|
|
Heterogeneous computing system device interaction scheme for federated learning
|
|
CN111898137A
|
|
Private data processing method, equipment and system for federated learning
|
|
CN109235317A
|
|
A kind of control system and control method based on berth lock automatic unlocking
|
|
CN110401452A
|
|
Button multiplexing circuit and its button multiplexing method
|
