|
US2003212972A1
|
|
Unconventional clocked circuit components having multiple timing models
|
|
US2002190771A1
|
|
Flip-flop with advantageous timing
|
|
US6356112B1
|
|
Exclusive or/nor circuit
|
|
US6288593B1
|
|
Digital electronic circuit for use in implementing digital logic functions
|
|
US6184718B1
|
|
Dynamic logic circuit
|
|
US5780883A
|
|
Gate array architecture for multiplexer based circuits
|
|
US5859547A
|
|
Dynamic logic circuit
|
|
US5796128A
|
|
Gate array with fully wired multiplexer circuits
|
|
US5894227A
|
|
Level restoration circuit for pass logic devices
|
|
US5548231A
|
|
Serial differential pass gate logic design
|
|
EP0576595A1
|
|
Transmission gate series multiplexer
|
