|
US2009065813A1
|
|
Configuring structured ASIC fabric using two non-adjacent via layers
|
|
US2008054939A1
|
|
Creating high-drive logic devices from standard gates with minimal use of custom masks
|
|
US7334208B1
|
|
Customization of structured ASIC devices using pre-process extraction of routing information
|
|
US6873185B2
|
|
Logic array devices having complex macro-cell architecture and methods facilitating use of same
|
|
US6580289B2
|
|
Cell architecture to reduce customization in a semiconductor device
|
|
US6693454B2
|
|
Distributed RAM in a logic array
|
